

82599

10 GBE PCIE* V2.1 (5GT/S) DUAL PORT ETHERNET CONTROLLER REFERENCE DESIGN

PAGE INDEX

- 1 - TITLE PAGE
- 2 - FUNCTIONAL BLOCK DIAGRAM
- 3 - POWER SUPPLY BLOCK DIAGRAM
- 4 - 82599 (PAGE 1 OF 5) - PCIE* INTERFACE
- 5 - 82599 (PAGE 2 OF 5) - HIGH SPEED INTERFACES
- 6 - 82599 (PAGE 3 OF 5) - MISC. INTERFACES
- 7 - 82599 (PAGE 4 OF 5) - POWER AND DECOUPLING
- 8 - 82599 (PAGE 5 OF 5) - GND
- 9 - REFERENCE CLOCK SOLUTION EXAMPLES
- 10 - PORT 0: SFP+SOLUTION
- 11 - PORT 1: XAUI/KX/KX4/KR BACKPLANE SOLUTION
- 12 - PORT 1: CX4 SOLUTION

PIN NAMING CONVENTION


- NC... - PIN IS NOT CONNECTED IN THE PACKAGE
- RSVD..._NC - RESERVED PIN. SHOULD BE LEFT UNCONNECTED.
- RSVD..._VSS - RESERVED PIN. SHOULD BE CONNECTED TO GROUND.

DISCLAIMER: THIS REFERENCE SCHEMATIC IS NOT INTENDED TO BE USED AS A STAND ALONE OR PRODUCTIZABLE DESIGN


FUNCTIONAL BLOCK DIAGRAM

25 MHZ CRYSTAL CIRCUIT
OR
25 MHZ OSCILLATOR
PECL OR CML DIFFERENTIAL OSC.

THIS SCHEMATIC SHOWS ONLY A FEW POSSIBLE CONFIGURATIONS.
CHOOSING THE RIGHT IMPLEMENTATION IS APPLICAION SPECIFIC AND
IS THE RESPONSABILITY OF THE SYSTEM DESIGNER.



POWER SUPPLY BLOCK DIAGRAM





82599 (PAGE 1 OF 5)

ROUTE AS 85 OHM DIFFERENTIAL PAIRS.
 TRACES WITHIN A PAIR MUST BE MATCHED
 WITHIN 5 MILS. PAIR TO PAIR TRACE
 LENGTHS SHOULD BE MATCHED WITHIN 1 INCH
 WITH EXCEPTION OF PCIE REFERENCE CLOCK.
 FOR MORE GUIDELINES SEE DATASHEET.

ROUTE AS 85 OHM DIFFERENTIAL PAIRS
 TRACES WITHIN A PAIR MUST BE MATCHED
 WITHIN 5 MILS. PAIR TO PAIR TRACE
 LENGTHS SHOULD BE MATCHED WITHIN 1 INCH.
 FOR MORE GUIDELINES SEE DATASHEET.


PLACE CAPACITORS
 CLOSE TO PCIE
 TRANSMITTER.



PLACE CLOSE TO 82599. TOTAL
 PE_RBIAS/PE_RSENSE TRACE LENGTH
 SHOULD BE LESS THAN 1 INCH.

NOTE:
 JRST_N HAS INTERNAL PULL UP
 REMOVE R40 FOR UTAG ACCESS
 TO 82599

82599 (PAGE 2 OF 5)




82599 (PAGE 3 OF 5)


IF SM_BUS IS NOT USED, SMB_CLK AND SMB_DAT STILL NEED TO BE PULLED UP TO 3.3V

IF THE DESIGN DOESN'T WANT TO USE THE INTERNAL POR CIRCUIT AN EXTERNAL RESET SIGNAL: LAN_PWR_GOOD CAN BE USED. TO BYPASS THE INTERNAL POR CIRCUIT PULL POR_BYPASS HIGH. FOR MORE DETAIL PLEASE CONSULT THE DATASHEET.


IF THE IMPLEMENTATION RELIES ON A LAN CONNECTION IN LOW POWER STATES AND CHANGES THE POWER SUPPLY FROM THE MAIN RAIL TO THE AUX RAIL ON THE FLY, THEN USING THE MAIN_PWR_OK SIGNAL, THE POWER SUPPLY HAS TO SIGNAL THE 82599 CONTROLLER WHICH RAIL IS SUPPLYING ITS POWER. IN THIS CASE AUX_PWR HAS TO BE PULLED HIGH TOO. FOR MORE DETAIL PLEASE CONSULT THE DATASHEET.



82599 (PAGE 4 OF 5)



82599 (PAGE 5 OF 5)




82599 REFERENCE CLOCK SOLUTION EXAMPLES

25MHZ CRYSTAL SOLUTION

TO USE A CRYSTAL OSC_SEL NEEDS TO BE PULLED LOW, AND OSC_FREQ_SEL NEEDS TO BE PULLED HIGH TO CONFIGURE THE MULTIPLIERS CORRECTLY FOR 25MHZ CLOCK.

FOR MORE DETAIL PLEASE CONSULT THE DATASHEET.



THE 82599 ETHERNET CONTROLLER WILL ACCEPT ONE OF THE FOLLOWING TWO CLOCKING SOLUTIONS:


- 1) 25MHZ CRYSTAL
- 2) 25 MHZ DIFFERENTIAL CLOCK PROVIDED BY AN EXTERNAL OSCILLATOR.

FOR MORE DETAIL ON HOW TO CONFIGURE THE CHIP FOR ONE OF THESE THREE CLOCKING SOLUTIONS, PLEASE CONSULT THE DATASHEET.


EXTERNAL OSCILLATOR SOLUTION

TO USE AN EXTERNAL OSCILLATOR OSC_SEL NEEDS TO BE PULLED HIGH. OSC_FREQ_SEL HAS TO BE PULLED HIGH TO SUPPORT 25MHZ OPERATION.


FOR MORE DETAIL PLEASE CONSULT THE DATASHEET.



PORT 0: SFP+ SOLUTION



PORT 1: XAUI/KX/KX4/KR BACKPLANE SOLUTION



IF THE APPLICATION WILL USE KR SIGNALING THEN
 THE LAYOUT HAS TO BE DONE WITH SPECIAL CARE.
 FOR GUIDANCE PLEASE CONSULT THE DATASHEET.

PORT 1: CX4 SOLUTION

