

X540

10GBASE-T DUAL PORT ETHERNET CONTROLLER

TABLE OF CONTENTS

PAGE 1 - TITLE PAGE, TABLE OF CONTENTS

PAGE 2 - FUNCTIONAL BLOCK DIAGRAM

PAGE 3 - X540 MDI, LEDS, CRYSTAL, NCSI, SMBUS, FLASH

PAGE 4 - X540 PCIE

PAGE 5 - X540 RESERVED PINS

PAGE 6 - X540 JTAG, AUX PWR, LAN DISABLE, MAIN POWER OK, POWER ON RESET

PAGE 7 - ANALOG FRONT END - DISCRETE PORT 0

PAGE 8 - ANALOG FRONT END - INTEGRATED MAGNETIC PORT 1

PAGE 9 - X540 POWER SUPPLIES: VCC2P5V_LAN, VCC1P2V_LAN, VSS AND DECOUPLING

PAGE 10 - X540 POWER SUPPLIES: VCC3P3V_LAN, VCC0P8V_LAN, VCC0P67V_LAN, AND DECOUPLING

REVISION HISTORY

REV0.70 - PU/PD, TM_REXT, BG_REXT VALUES UPDATE, TM_REXT TIED TO 2.5V, ADD 3X FERRITE BEAD - SEE PAGE 9

REV0.95 - BG_REXT - 2KOHM, THERMAL DIODE, 2.5V FLASH, FILTER CAP - 6.8PF

**REV0.99 - PIN MODIFIED RSVDM23_VCC2P5, RSVDD14_NC, ADDING PU OR PD OPTIONS TO RSVDK3_VSS, ADD PD TO NCSI_ARB_IN,
CRYSTAL CAP CL1/CL2 CHANGE TO 18PF, RESISTORS VALUE PE_RBIA50, PE_RBIA51 CHANGE TO 3.01KOHM**

REV0.995 - CONNECT RSVDM23_VCC2P5 TO PUP RES, MOVE PIN [J5] VCC0P65_J5 CLOSE TO VCC0P65_XX PINS

REV1.0 - ADDING INDUCTORS PART NUMBER ON PAGES: P9, P10, RSVDK3_VSS CONNECTED TO PD AS DEFAULT

REV1.05 - ADDING: INTEGRATED MAGNETIC ON PAGE 9, ADDING ADDITIONAL 1.2V RAIL BULK DECOUPLING, AND BULK DECOUPLING DISTRIBUTION NOTES

REV1.2 - BULK DECOUPLING DISTRIBUTION NOTES, K3 PD CLARIFICATION

REV1.25 - NCSI PD changed to 10KOHM

REV1.9 - Update BYPASS_POR signal to be connected to Pull-Down only

REV2.0 - MAIN_PWR_OK signal clarification

REV2.1 - Symbol update with VCC0P67_XX pins

LAN ACCESS DIVISION
2111 N.E. 25th AVENUE
HILLSBORO, OR 97124

TITLE X540 REF SCHEMATIC

SIZE
B

CODE


DOCUMENT NUMBER


REV
2.1

DATE
11/27/2012

SHEET
1

X540 Block Diagram






ROUTE AS 85 OHM DIFFERENTIAL PAIRS, TRACES WITHIN A PAIR MUST BE MATCHED WITHIN 5 MILS, PAIR TO PAIR TRACE LENGTHS SHOULD BE MATCHED WITHIN 1 INCH WITH EXCEPTION OF PCIE REFERENCE CLOCK. FOR MORE GUIDELINES SEE DATASHEET.

ROUTE AS 85 OHM DIFFERENTIAL PAIRS, TRACES WITHIN A PAIR MUST BE MATCHED WITHIN 5 MILS, PAIR TO PAIR TRACE LENGTHS SHOULD BE MATCHED WITHIN 1 INCH FOR MORE GUIDELINES SEE DATASHEET.


PLACE CAPACITORS CLOSE TO PCIE TRANSMITTER.

PLACE CLOSE TO SILICON, TOTAL 2 1/2% PE_RBIA0, PE_RBIA1 3.01K R21 2 1/2% 3.01K R17 TRACE LENGTH SHOULD BE LESS THAN 1 INCH.




4 - X540 PCIE

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE X540 REF SCHEMATIC	SIZE B	CODE	DOCUMENT NUMBER	REV 2.1	DATE 11/27/2012	SHEET 4
---	-----------------------------	-----------	------	-----------------	------------	--------------------	------------






RSRVD_VSS - SHOULD BE CONNECTED TO VSS
 RSRVD_NC - SHOULD BE LEFT UNCONNECTED
 RSRVD_VCC2P5 - SHOULD BE CONNECTED TO UCC2P5

5 - X540 RESERVED PINS



THERMAL DIODE SIGNALS CAN BE CONNECTED TO
REMOTE AND LOCAL SYSTEM TEMPERATURE MONITOR
SUGGESTED DEVICE ADM1032

UCC3P3U_MAIN
MAIN POWER GOOD. INDICATES THAT
PLATFORM MAIN POWER IS UP. MUST BE
CONNECTED EXTERNALLY.



PHY MDI LANE SWAPSL CONFIGURATION

DEFAULT CONFIGURATION - 0, 1, 2, 3 ↔ A, B, C, D
CONNECT PHY0_RVSL SIGNAL TO GND VIA 3.3KOHM PULL DOWN
CONNECT PHY1_RVSL SIGNAL TO GND VIA 3.3KOHM PULL DOWN

MDI SWAPS CONFIGURATION - 3, 2, 1, 0 ↔ A, B, C, D
CONNECT PHY0_RVSL SIGNAL TO 2.5V VIA 10KOHM PULL UP
CONNECT PHY1_RVSL SIGNAL TO 2.5V VIA 10KOHM PULL UP

IF THE JTAG INTERFACE IS NOT CONNECTED TO THE SYSTEM
JTRST_N SHOULD BE CONNECTED TO PD



6 - X540 JTAG, AUX POWER, LAN DISABLE, MAIN POWER OK, AND POWER ON RESET

DISCRETE PORT-0

THE FILTER IS REQUIRED FOR X540 AND SHOULD BE PLACED/ROUTED

AS BALANCED DIFFERENTIALLY AS POSSIBLE



AND SHOULD BE LOCATED CLOSE TO THE X540 PACKAGE




7 ANALOG FRONT END OPTION 1 - DISCRETE PORT-0

INTEGRATED MAGNETIC PORT 1

THE FILTER IS REQUIRED FOR X540 AND SHOULD BE PLACED/ROUTED AS BALANCED DIFFERENTIALLY AS POSSIBLE AND SHOULD BE LOCATED CLOSE TO THE X540 PACKAGE



PAGE B - ANALOG FRONT END INTEGRATED MAGNETIC PORT 1



9 - X540 POWER SUPPLIES: UCC2P5V_LAN, UCC1P2V_LAN, VSS AND DECOUPLING

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE X540 REF SCHEMATIC	SIZE B	CODE	DOCUMENT NUMBER	REV 2.1	DATE 11/27/2012	SHEET 9
---	--------------------------	--------	------	-----------------	---------	-----------------	---------

