

8 7 6 5 4 3 2 1

X540 / I.350-BT2 REFERENCE DESIGN

X540: PCIE X8, 100/1000/10GB-T
I.350-BT2: PCIE X4, 10/100/1000BASE-T

D

D

C

C

B

B

A

A

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE X540/I.350-BT2 REFERENCE SCHEMATIC	SIZE B	CODE	DOCUMENT NUMBER	REV 2.1	DATE 11/27/2012	SHEET 1
---	---	-----------	------	-----------------	------------	--------------------	------------

8 7 6 5 4 3 2 1

TABLE OF CONTENTS

PAGE 1 - TITLE PAGE

PAGE 2 - TABLE OF CONTENTS

PAGE 3 - TOP LEVEL BLOCK DIAGRAM

PAGE 4 - POWER SUPPLY BLOCK DIAGRAM

PAGE 5 - X540/I350-BT2 PCIE

PAGE 6 - X540/I350-BT2 MDI, LEDS, CRYSTAL,NCSI, SMBUS, FLASH

PAGE 7 - X540/I350 RESERVED PINS, EEPROM

PAGE 8 - X540/I350-BT2 JTAG, AUX PWR, LAN DISABLE,MAIN POWER OK, POWER ON RESET

PAGE 9 - ANALOG FRONT END - DISCRETE PORT 0

PAGE 10 - ANALOG FRONT END – INTEGRATED MAGNETIC

PAGE 11 - X540/I350-BT2 POWER SUPPLIES: X540VCC2P5V_I350VCC3P3V, X540VCC1P2V_VCC1P8V, VSS AND DECOUPLING

PAGE 12 - X540/I350-BT2 POWER SUPPLIES: X540VCC3P3V_I350VCC3P3, X540VCC0P8V_I350VCC1P0, X540VCC0P67V_I350VCC1P0 AND DECOUPLING

REVISION HISTORY

REV0.95 - INITIAL RELEASE

REV0.96 - MODIFIED RSVDU23, RSVDU24 NAMES FOR I350

REV0.97 - CONNECT AUX_PWR SIGNAL TO X540VCC2P5V_I350VCC3P3V THROUGH 10KOM PU RES

**REV0.99 - PIN MODIFIED RSVDM23_VCC2P5, RSVDD14_NC, ADDING PU OR PD OPTIONS TO RSVDK3_VSS, ADD PD TO NCSI_ARB_IN,
CRYSTAL CAP CL1/CL2 CHANGE TO 18PF, RESISTORS VALUE PE_RBIA0, PE_RBIA1 CHANGE TO 3.01KOHM**

REV0.995 - FOR X540 CONNECT RSVDM23_VCC2P5 TO PUP RES, AND PDOWN FOR I350, MOVE PIN [J5] VCC0P65_J5 CLOSE TO VCC0P65_XX PINS

REV1.0 - ADDING INDUCTORS PART NUMBER ON PAGES: P9, P10, RSVDK3_VSS CONNECTED TO PD AS DEFAULT

REV1.05 – ADDING: INTEGRATED MAGNETIC ON PAGE 9, ADDING ADDITIONAL 1.2V RAIL BULK DECOUPLING, AND BULK DECOUPLING DISTRIBUTION NOTES

REV1.2 – BULK DECOUPLING DISTRIBUTION NOTES, M1, T2, M23, T3, V23 STUFFING OPTION CLARIFICATION


REV1.25 – NCSI PD changed to 10KOHM

REV1.9 – Update BYPASS_POR signal to be connected to Pull-Down only

REV2.0 – MAIN_PWR_OK signal clarification


REV2.1 – Symbol update with VCC0P67_XX pins

X540/i350-BT2 Block Diagram



X540/i350-BT2 Voltage Rails Block Diagram


- System 3.3V rail
 - Common – connect 3.3V to X540/i350-BT2 ball pads
- 2.5V rail
 - X540 – connect 2.5V rail to X540 ball pads
 - i350-BT2 –
 - connect 0Ω resistor between 3.3V rail and 2.5V rail
 - disconnect X540 2.5V VR
 - Outcome – 3.3V connected to i350 3.3V ball pads
- 1.2V/1.8V rail
 - X540 – tuned VR voltage output to 1.2V and connect to X540
 - i350-BT2 – tuned VR voltage output to 1.8V and connect to i350
- 0.67V/1.0V rail
 - X540 – tuned VR voltage output to 0.67V and connect to X540
 - i350-BT2 – tuned VR voltage output to 1.0V and connect to i350
- 0.8V rail
 - X540 – connect 0.8V rail to X540 ball pads
 - i350-BT2 –
 - connect 0Ω resistor between 1.0V rail and 0.8V rail
 - Disconnect X540 0.8V VR
 - Outcome – 1.0V connected to i350 1.0v ball pads





Block in this color represents 10G X540 and i350

Block in this color represents X540

Block in this color represents i350






PAGE 5 - X540/I.350-BT2 PCIE



STUFF 2.5V FLASH FOR X540 -
 DEVICE TO BE USED IN X540: WINBOND W25Q16CL
 NUMONYX - M25PX16


OPTIONAL STUFFING 3.3V FLASH FOR I350-BT2 -
 DEVICE HAVE BEEN USED SUCCESSFULLY
 IN PREVIOUS DESIGNS: AT25F512N-10SI-2.7

GENERAL PURPOSE SDP (SOFTWARE DEFINED PINS)
 FOR DETAIL PLEASE REFER TO THE DESIGN GUIDE.






R4	1%	R5	1%
X540	140	I350	DNP
	2.0K		3.01K

RBIAS RESISTORS FOR BOTH PARTS 0 AND 1 SHOULD BE PLACED LESS THAN 1 INCH AWAY FROM LAN SILICON.



NC-SI ARBITRATION SIGNALS ARE OPTIONAL



PAGE 7 - X540/I350-BT2 RESERVED PINS, EEPROM

D

C

B


A

D

C

B

A



POWER ON RESET CONFIGURATION
 USE INTERNAL POR AS DEFAULT

1. LAN_PWR_GOOD SIGNAL TO BE CONNECTED TO PULL UP
2. BYPASS_POR SIGNAL TO BE CONNECTED TO PULL DOWN

FOR EXTERNAL RESET USE:

1. LAN_PWR_GOOD SIGNAL ASSERTED BY THE SYSTEM (EXTERNAL POWER MONITORING SOLUTION)
2. BYPASS_POR SIGNAL TO BE CONNECTED TO PULL DOWN


FOR MORE DETAIL PLEASE CONSULT THE DATASHEET

VCC.3P.3V_MAIN
 MAIN POWER GOOD, INDICATES THAT PLATFORM MAIN POWER IS UP, MUST BE CONNECTED EXTERNALLY.

THERMAL DIODE SIGNALS CAN BE CONNECTED TO REMOTE AND LOCAL SYSTEM TEMPERATURE MONITOR
 SUGGESTED DEVICE ADM1032

STUFF FOR X540

X540 JTAG I/O LEVEL - 2.5V
 I350 JTAG I/O LEVEL - 3.3V
 FOR MORE DETAILS - CONSULT X540 DATASHEET





FOR X540 - PHY MDI LANE REVERSAL CONFIGURATION
 DEFAULT CONFIGURATION - 0, 1, 2, 3 (->) A, B, C, D
 CONNECT PHY0_RVSL SIGNAL TO GND VIA 3.3KOHM PULL DOWN
 CONNECT PHY1_RVSL SIGNAL TO GND VIA 3.3KOHM PULL DOWN

MDI SWAPS CONFIGURATION - 3, 2, 1, 0 (->) A, B, C, D
 CONNECT PHY0_RVSL SIGNAL TO 2.5V VIA 10KOHM PULL UP
 CONNECT PHY1_RVSL SIGNAL TO 2.5V VIA 10KOHM PULL UP

FOR I350-BT2 - PHY MDI LANE REVERSAL CONFIGURATION
 USE EEPROM SETTING

DEFAULT CONFIGURATION - 0, 1, 2, 3 (->) A, B, C, D
 MDI SWAPS CONFIGURATION - 3, 2, 1, 0 (->) A, B, C, D




IF THE JTAG INTERFACE IS NOT CONNECTED TO THE SYSTEM
 JTRST_N SHOULD BE CONNECTED TO PD

DISCRETE - PORT 0



THE FILTER IS REQUIRED FOR X540 AND SHOULD BE PLACED/ROUTED AS BALANCED DIFFERENTIALLY AS POSSIBLE AND SHOULD BE LOCATED CLOSE TO THE X540 PACKAGE

STUFF FILTER FOR X540



L1, L2, L3, L4 - JEDEC_TYPE: SMI0402A
MORATA - L0075S00B0LQW15A_00
COILCRAFT - 0402HP-33NXGLU



STUFF CHANNEL TERMINATION FOR I350



12 - ANALOG FRONT END - DISCRETE PORT-0


INTEGRATED MAGNETIC PORT 1

X540VCC2P5V_I.350VCC.3P3V







THE FILTER IS REQUIRED FOR X540 AND SHOULD BE PLACED/ROUTED AS BALANCED DIFFERENTIALLY AS POSSIBLE AND SHOULD BE LOCATED CLOSE TO THE X540 PACKAGE


STUFF FILTER FOR X540



L5, L6, L7, L8 - JEDEC_TYPE: SM10402A
MORATA - L007550080LQW15A_00
COILCRAFT - 0402HP-3.3NXGLU









1.3 - ANALOG FRONT END - INTEGRATED MAGNETIC PORT 1



PAGE 11 - X540/I350-BT2 POWER SUPPLIES: X540VCC2P5V_I.350VCC.3P3V, X540VCC1P2V_VCC1P8V, VSS AND DECOUPLING

LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE X540/I.350-BT2 REFERENCE SCHEMATIC	SIZE B	CODE	DOCUMENT NUMBER	REV 2.1	DATE 1/27/2012	SHEET 11
---	---	-----------	------	-----------------	------------	-------------------	-------------

VOLTAGE REGULATION CURRENT LOAD
 RECOMMENDATION IS 10AMP
 FOR LVDD (<0.65V) AND VDD (<0.80V).



LAN ACCESS DIVISION 2111 N.E. 25th AVENUE HILLSBORO, OR 97124	TITLE X540/I350-BT2 REFERENCE SCHEMATIC	SIZE B	CODE	DOCUMENT NUMBER	REV 2.1	DATE 11/27/2012	SHEET 12
---	--	-----------	------	-----------------	------------	--------------------	-------------